



Technical Document

ModelSim Starter Edition

Version 0.0.1

Dat Ngo
March 4, 2024

Contents

1 Software installation	4
2 Examples	8
3 Appendix	10
3.1 Source file	10
3.2 Test bench	11

List of Figures

1	Visit homepage and download setup file	4
2	Accept conditions and download	4
3	Click "Next"	5
4	Select starter version	5
5	Accept the agreement	6
6	Click "Next"	6
7	Click "Next"	7
8	Wait until finish	7
9	New project	8
10	Add new file	8
11	Start simulation	9
12	Run simulation	9

List of Code Listings

1	Source file	10
2	Test bench	11
3	Test bench (cont.)	12

1 Software installation

1. Visit Intel homepage and download the setup file




Figure 1: Visit homepage and download setup file

2. Click “Accept” to start downloading




Figure 2: Accept conditions and download

3. Click “Next”




Figure 3: Click “Next”

4. Select starter version and click “Next”




Figure 4: Select starter version

5. Accept the agreement and click “Next”




Figure 5: Accept the agreement

6. Click “Next”




Figure 6: Click “Next”

7. Click “Next”




Figure 7: Click “Next”

8. Wait until finish




Figure 8: Wait until finish

2 Examples

1. Open ModelSim and select “File → New → Project”
2. Enter the project name and select the project location




Figure 9: New project

3. Select “Add new file” and add two files

- Source file : even_parity_detector.vhd
- Test bench : test_bench.vhd




Figure 10: Add new file

4. Select “Compile → Compile all”
5. Select “Simulate → Start simulation”
6. Select the test bench and click “OK”




Figure 11: Start simulation

7. “Select signals → Right click → Add wave”
8. Set step length and click “Run”




Figure 12: Run simulation

3 Appendix

3.1 Source file

```
library ieee;
use ieee.std_logic_1164.all;

-- entity declaration
entity even_parity_detector is
    port (
        a: in std_logic_vector(2 downto 0);
        even: out std_logic
    );
end even_parity_detector;

-- architecture body
architecture xor_arch of even_parity_detector is
    signal odd: std_logic;
begin
    even <= not odd;
    odd <= a(2) xor a(1) xor a(0);
end xor_arch;
```

Listing 1: Source file

3.2 Test bench

```
library ieee;
use ieee.std_logic_1164.all;

-- testbench
entity even_parity_detector_tb is
end even_parity_detector_tb;

-- architecture body
architecture tb_arch of even_parity_detector_tb is
    component even_parity_detector
        port(
            a: in std_logic_vector(2 downto 0);
            even: out std_logic
        );
    end component;
    signal test_in: std_logic_vector(2 downto 0);
    signal test_out: std_logic;

begin
    -- instantiate the unit under test
    uut: even_parity_detector
        port map(a=>test_in, even=>test_out);
    -- test pattern generator
    process
    begin
        test_in <= "000";
        wait for 200 ns;
        test_in <= "001";
        wait for 200 ns;
        test_in <= "010";
        wait for 200 ns;
```

Listing 2: Test bench

```

test_in <= "011";
wait for 200 ns;
test_in <= "100";
wait for 200 ns;
test_in <= "101";
wait for 200 ns;
test_in <= "110";
wait for 200 ns;
test_in <= "111";
wait for 200 ns;
end process;

-- verifier
process
    variable error_status: boolean;
begin
    wait on test_in;
    wait for 100 ns;
    if ((test_in="000" and test_out='1') or
        (test_in="001" and test_out='0') or
        (test_in="010" and test_out='0') or
        (test_in="011" and test_out='1') or
        (test_in="100" and test_out='0') or
        (test_in="101" and test_out='1') or
        (test_in="110" and test_out='1') or
        (test_in="111" and test_out='0'))
    then
        error_status := false;
    else
        error_status := true;
    end if;
    -- error reporting
    assert not error_status
        report "test failed."
        severity note;
end process;
end tb_arch;

```

Listing 3: Test bench (cont.)