

Technical Document ModelSim Starter Edition

Version 0.0.1

Dat Ngo March 4, 2024

Contents

1	Software installation	4		
2	Examples	8		
3	3 Appendix			
	3.1 Source file	10		
	3.2 Test bench	11		

List of Figures

1	Visit homepage and download setup file	4
2	Accept conditions and download	4
3	Click "Next"	5
4	Select starter version	5
5	Accept the agreement	6
6	Click "Next"	6
7	Click "Next"	7
8	Wait until finish	7
9	New project	8
10	Add new file	8
11	Start simulation	9
12	Run simulation	9

List of Code Listings

1	Source file	10
2	Test bench	11
3	Test bench (cont.)	12

1 Software installation

1. Visit Intel homepage and download the setup file

750666 11/22/2020 Simulation Tools V ModelSim-Intel® FPGAs Standard V 20.1.1 (Latest) V	750666	11/22/2020 Simulation To	ols 🗸 ModelSim-Ir	ntel® FPGAs Standard	✓ 20.1.1 (Late	est) 👻 Windows, Li
	of this softw	rare is available, wh	ich includes functional and security	updates. Customers shou	ld click here to update to the la	atest version.
A newer version of this software is available, which includes functional and security updates. Customers should click here to update to the latest version.	ModelSim-Intel® FPG	GA Standard Edition, Version 20.1std.	I includes functional and security updates. I	Jsers should keep their softwar	re up-to-date and follow the technica	al recommendations to help impro
A newer version of this software is available, which includes functional and security updates. Customers should click here to update to the latest version. ModelSim-Intel®PCA Standard Edition, Version 20.1std.1 includes functional and security updates. Users should keep their software up-to-date and follow the technical recommendations Additional control works and advalls to exercise a sublished latest choiced and the total total total total advallatest the software up-to-date and follow the technical recommendations Additional control works and advalls to exercise a sublished latest choiced advantation total total total control total advallatest to	sounonal security u	ipuates are planned and will be provid	ieu as trey become avallable. Osers snould	promptly install the fatest vers	ion upon release.	
A newer version of this software is available, which includes functional and security updates. Customers should click here to update to the latest version. ModelSim-Intel® PRCA Standard Edition, Version 20.1std.1 includes functional and security updates. Users should keep their software up-to-date and follow the technical recommendations Additional security updates are planned and will be provided as they become available. Users should promptly install the latest version upon release.	ModelSim-Intel® FPG obsolete. If you woul	5A Standard Edition, Version 20.1std.' Id like to receive customer notification	I is subject to removal from the web when s is by e-mail, please subscribe to our subscri	upport for all devices in this rel be to our customer notificatior	lease are available in a newer version mailing list.	, or all devices supported by this
A newer version of this software is available, which includes functional and security updates. Customers should click here to update to the latest version. Modelsim-Intel® FPGA-Standard Edition, Version 2011 al includes functional and security updates. Users should alkeep their software up-to-date and follow the technical recommendations Additional security updates are planned and will be provided as they become available. Users should promptly install the latest version upon release. ModelSim-Intel® FPGA Standard Edition, Version 20.1st.1 is subject to removal from the web when support for all devices in this release are available in newer version, or all devices support obsolete. If you would like to receive customer notifications by e-mail, please subscribe to our customer notification mailing list.	,				-	
A newer version of this software is available, which includes functional and security updates. Customers should click here to update to the latest version. ModelSim-Intel® FPGA Standard Edition, Version 20.1std.1 includes functional and security updates. Users should keep their software up-to-date and follow the technical recommendations Additional security updates are planned and will be provided as they become available. Users should promptly install the Latest version upon release. ModelSim-Intel® FPGA Standard Edition, Version 20.1std.1 is subject to removal from the web when support for all devices in this release are available in a newer version, or all devices support obsolets. If you would like to receive customer notifications by e-mail, please subscribe to our customer notification mailing list.						
A newer version of this software is available, which includes functional and security updates. Customers should click here to update to the latest version. ModelSim-Intel® FPGA Standard Edition, Version 20 1std.1 includes functional and security updates. Users should keep their software up-to-date and follow the technical recommendations. Additional security updates are high berowide as they become available. Users should are miter install the latest version upon release. ModelSim-Intel® FPGA Standard Edition, Version 20.1std.1 is subject to removal from the web when support for all devices in this release are available in a newer version, or all devices support obsidete. If you would like to receive customer notifications by e-mail, please subscribe to our subscribe to our customer notification mailing list. DownloadS	Downloads					
A new reversion of this software is available, which includes functional and security updates. Customers should click here to update to the latest version. ModelSim-Intel® FPGA Standard Edition, Version 20.15td.1 includes functional and security updates. Users should keep their ordivare up-to-date and follow the technical recommendations Additional security updates are planed and will be provided as they become available. Users should around its install the latest version upon release. ModelSim-Intel® FPGA Standard Edition, Version 20.15td.1 is subject to removal from the web when support for all devices in this release are available lie in a newer version, or all devices supports obsolete. If you would like to receive customer notifications by e-mail, please subscribe to our subscribe to our customer notification mailing list. DOWNloadS Linux Software Windows Software 0	Downloads	Windows Software				
wer version of this software is available, which includes functional and security updates. Customers should click here to update to the latest version. elSim-Intel® FPGA Standard Edition, Version 20.1std.1 includes functional and security updates. Users should keep their software up-to-date and follow the technical recommendations forinal security updates are planned and will be provided as they become available. Users should promptly install the latest version upon release. elSim-Intel® FPGA Standard Edition, Version 20.1std.1 is subject to removal from the web when support for all devices in this release are available in a newer version, or all devices support else. If you would like to receive customer notifications by e-mail, please subscribe to our subscribe to our customer notification mailing list.						

Figure 1: Visit homepage and download setup file

2. Click "Accept" to start downloading



Figure 2: Accept conditions and download

3. Click "Next"



Figure 3: Click "Next"

4. Select starter version and click "Next"



Figure 4: Select starter version

5. Accept the agreement and click "Next"



Figure 5: Accept the agreement

6. Click "Next"

Installation Directory Specify the directory where ModelSim - Intel FPGA Stater Edition 20.1.1,720 will be installed Installation Directory C.VirdeFPGA/20.1		
Specify the directory where ModelSim - Intel FPGA Stater Edition 20.1.1.720 will be installed Installation Directory C:VirtelFPGA/20.1	Ú	Itel
nstallation Directory ChintelFPGA120.1	1.720 will be installed	
	2	
tallBuilder		

Figure 6: Click "Next"

7. Click "Next"



Figure 7: Click "Next"

8. Wait until finish



Figure 8: Wait until finish

2 Examples

- 1. Open ModelSim and select "File \rightarrow New \rightarrow Project"
- 2. Enter the project name and select the project location

ModelSim - INTEL FF	PGA STAR	TER EDITION 2020.1		– 🗆 ×
File Edit View Comp	pile Sim	ulate Add Transcript Too	ls Layout Bookmarks Window Help	
🖻 • 🚅 🗑 🛸 🖽 I	🔏 🖳 I	🚨 💭 🔍 🔍 🖉 🗛 📰 🗖	🕼 🕸 🎬 🧛 🌠 🕴 🍷 👌 🏦 🛔 😓 - 🏦 🕹 Layout NoDesign 🛛 🚽	
ColumnLayout AllColu	mns	•	8.9.99.9.9	1
AL Library		12		+ # ×
Without a	T	Duth.		
v ivane	Type	man man had	AA	
220model	Library	SHOUEL_TECH//artera/vndi/.	220000E	
22011006_ver	Library	throom Thous I alter the	g/220m	
	Library	shoop Trouv alteration	sitera	
altera_rism	Library	shoop Trouv alteration	a (chana	
attera_rism_ver	Library	shoop Trouv latera/verio	gjardera	
altera mr	Library	SHOUEL_TECH//artera/mol/i	stere_mr	
altera_mr_ver	Library	SHOUEL_TECH//artera/verilo	g/atera	
altera_ver	Library	SMOUEL_TECH//artera/verilo	gjatera	
- di anial	Library	shoop Trouv alteration	antal had	
• anal noi	Library	shoop Trouv alteration	a fraidel	_
• arrial riss ver	Library	shoop Trouv latera/verio	gyarnal	
amai_poe_np	Library	\$MODEL_TECH//altera/mon	Create Depiert	
arrial_poe_hp_ver	Library	\$MODEL_TECH//altera/verip	M Create Project	
arrial_ver	Library	\$MODEL_TECH//altera/verid	Project Name	
	Library	\$MODEL_TECH//altera/vhd	even narity detector	
arrialigz_hssi	Library	\$MODEL_TECH//altera/vhd	even_parroy_decector	
arriaigz_hssi_ver	Library	\$MODEL_TECH//altera/veric	Designabil according	
arriaigz_pcie_hip	Library	\$MODEL_TECH//altera/vhd	Project cocation	
arriaigz_pcie_hip_v.	Library	\$MODEL_TECH//altera/verio	D:/test Browse	
arrialigz_ver	Library	\$MODEL_TECH//altera/veric		
 arriav 	Library	\$MODEL_TECH//altera/vhd	Default Library Name	
arriav_hssi_ver	Library	\$MODEL_TECH//altera/verio	work	
. arriav_pcie_hip_ver	Library	\$MODEL_TECH//altera/verio		
 arriav_ver 	Library	\$MODEL_TECH//altera/verio	Copy Settings From	
 arriavgz 	Library	\$MODEL_TECH//altera/vhd	modelsim ase/modelsim.ini Browse	
arriavgz_hssi	Library	\$MODEL_TECH//altera/vhd	Construction of the second sec	
arriavgz_hssi_ver	Library	\$MODEL_TECH//altera/verio	 Copy Lorary Mappings Reference Lorary Mappings 	
- di arriavgz pcie hip	Library	\$MODEL_TECH//altera/vhd		
Arriavgz_pcie_hip_v.	Library	\$MODEL_TECH//altera/verio	OK Cancel	-
C Transcript				:+ # ×
4.8				
ModelSim> c1.8				
4 8				
[]]				
ModelSim>				*
<no design="" loaded=""></no>		\$MODEL_TECH//altera/vhdl/2	20model	

Figure 9: New project

- 3. Select "Add new file" and add two files
 - Source file: even_parity_detector.vhd
 - Test bench:test_bench.vhd



Figure 10: Add new file

- 4. Select "Compile \rightarrow Compile all"
- 5. Select "Simulate \rightarrow Start simulation"
- 6. Select the test bench and click "OK"

Image: Source of the second	M Modelsim - INTEL FPGA STARTER EDITIO File Edit View Compile Simulate Add	12020.1 Transcript Tools Layout Bookmarks Window Help	- U X
Contraction party_detacts Image: Contr	B•#₩₩\$\$	🕼 - 🏘 🏗 🖬 🚽 🕲 🖽 🕼 🎇 🎽 🛊 🏤 🋊 🏦 - 🏤 - 🦹 🛛 Layout NoDesign	T
Die Deretense gener, deretense gener, deretense generen	ColumnLayout AllColumns	🚽 📧 - 📽 - 🧐 🖷 - 🗣 🕺 X+ X 🖻 🐐	
<pre>views_description form use term red_logic_lif4.bl; vexs_description for term red_logic_lif4.bl; vexs_descri</pre>	🚻 - D:/test/even_parity_detector 🚥 🛨 🖻 🗙	D:/test/test_bench.vhd - Default	± # # >
Important Vector Important Important Important Important Important Important Important Important Important Important Important Important Important Important Important Important Important Important Important <td>▼Name StatusType Orde</td> <td>Ln#</td> <td></td>	▼Name StatusType Orde	Ln#	
Image: Second	test bench.vhd	<pre>interrepresent = terrepresent =</pre>	,
Completing developments		Image: Start Simulation X Image: Start Simulation Image: Start Simulation Image: Start Simulation Image: Start Simulation <	
A Lubry C regel - di emparity detector to detector - to de	<u>• </u>	C Design Unit(s) Resolution	>
C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trease C Trea	Library × 🕮 Project ×	even_parity_c work.even_parity_detector_tb default -	4
ModelSim>	Transcipt Compile of even_parity_detector.v Compile of test_bench.vhd was suc Load canceled	d vas succes eseful.	
	ModelSim>		-

Figure 11: Start simulation

- 7. "Select signals \rightarrow Right click \rightarrow Add wave"
- 8. Set step length and click "Run"



Figure 12: Run simulation

3 Appendix

3.1 Source file

```
library ieee;
use ieee.std_logic_1164.all;
-- entity declaration
entity even_parity_detector is
   port (
      a: in std_logic_vector(2 downto 0);
      even: out std_logic
   );
end even_parity_detector;
-- architecture body
architecture xor_arch of even_parity_detector is
   signal odd: std_logic;
begin
   even <= not odd;</pre>
   odd <= a(2) xor a(1) xor a(0);
end xor_arch;
```

Listing 1: Source file

3.2 Test bench

```
library ieee;
use ieee.std_logic_1164.all;
-- testbench
entity even_parity_detector_tb is
end even_parity_detector_tb;
-- architecture body
architecture tb_arch of even_parity_detector_tb is
   component even_parity_detector
      port(
         a: in std_logic_vector(2 downto 0);
         even: out std_logic
      );
   end component;
   signal test_in: std_logic_vector(2 downto 0);
   signal test_out: std_logic;
begin
   -- instantiate the unit under test
   uut: even_parity_detector
      port map(a=>test_in, even=>test_out);
   -- test pattern generator
   process
   begin
      test_in <= "000";</pre>
      wait for 200 ns;
      test_in <= "001";</pre>
      wait for 200 ns;
      test_in <= "010";</pre>
      wait for 200 ns;
```

Listing 2: Test bench

```
test_in <= "011";</pre>
      wait for 200 ns;
      test_in <= "100";</pre>
      wait for 200 ns;
      test_in <= "101";</pre>
      wait for 200 ns;
      test_in <= "110";</pre>
      wait for 200 ns;
      test_in <= "111";</pre>
      wait for 200 ns;
   end process;
   -- verifier
   process
      variable error_status: boolean;
   begin
      wait on test_in;
      wait for 100 ns;
      if ((test_in="000" and test_out='1') or
          (test_in="001" and test_out='0') or
          (test_in="010" and test_out='0') or
          (test_in="011" and test_out='1') or
          (test_in="100" and test_out='0') or
          (test_in="101" and test_out='1') or
          (test_in="110" and test_out='1') or
          (test_in="111" and test_out='0'))
      then
         error_status := false;
      else
         error_status := true;
      end if;
      -- error reporting
      assert not error_status
         report "test failed."
         severity note;
   end process;
end tb_arch;
```

Listing 3: Test bench (cont.)